

22nd International Symposium on VLSI Design and Test (VDAT2018)

28th June- 30th June2018



Thiagarajar College of Engineering, Madurai, Tamilnadu, India

- 1	Time	Topic	
Day 1			
(28.06.2018)	8:30 am – 9:30 am	Registration	
	9:30 am – 12:30 pm	Tutorial Track - T1	Tutorial Track - T2
		Venue: Mechanical Seminar Hall	Venue: CSE Seminar Hall
		Topic: Taking Reuse to Next Level: Exploiting	Topic: Recent trends in Modeling and simulation of defects i
		Transaction Level Modeling (TLM) for	analog circuits and their applications.
		Universal Verification Methodology	
		(UVM)	Speaker 1: Mr. Vijay Kumar Sankaran,
		Speaker 1 : Mr. Nishit Gupta,	Principal Application Engineer,
		Scientist, Microelectronics	Cadence Design systems (India) Pvt Ltd, Bangalor
		Development Division,	KA, India.
		Ministry of Electronics & Information	Speaker 2 : Mr. Nadeem Husain Tehsildar,
		Technology, Government of India, New	Embedded Processing,
		Delhi.	Texas Instruments (India) Pvt. Ltd., Bangalore, India
		Speaker 2 : Mr. Deepak Jharodia	
		Technical Leader,	
		ST Microelectronics,	
		New Delhi, India.	
	2:00PM-5:00PM	Tutorial Track - T3	Tutorial Track – T4
		Venue: Mechanical Seminar Hall	Venue: CSE Seminar Hall
		Topic: Tunnel Field Effect Transistors and	Topic : IoT Security: the darker side of the cloud
		Reconfigurable Device: A New	Speaker: Mr. Preet Yadav,
		Paradigm in Emerging Device	Analog and Mixed Signal Lead, NXP Semiconductors,
		Technology	Noida, India.
		Speaker: Dr. Sudeeb Dasgupta,	
		Asso. Prof, IIT, Roorkee	

	9:30 am – 10:00 am	Inaugural Function Venue: KS Auditorium		
	10:00 am – 10 .45am			
	10.00 am 10.43am	Topic: VLSI Design and Test		
		<u>-</u>	Agrawal, Auburn University, USA	
		_	Venue: KS Auditorium	
	10.45 am – 11: 15 am			
		Topic: Hardware Security		
		Speaker: Prof. Michiko Inoue, NAIST, Japan		
		Venue: KS Auditorium		
Day 2 FN	11:15 am - 11:30 am	Tea/Coffee Break		
(29.06.2018)	11:30 am - 12:45 pm	Session – 1A	Session – 1B	
		Topic: Digital Design	Topic: Analog and Mixed Signal Design	
		Session Chair: Dr. Neel Gala	Session Chair: Dr. Sudeeb Dasgupta	
		Venue: Mechanical Seminar Hall	Venue: CSE Seminar Hall	
		1A.1[12]:Efficient Hardware-Software Co-designs	1B.1[3]:A PVT Insensitive Low-power Differential Ring	
		of AES Encryptor and RS-BCH Encoder.	Oscillator	
		Mohamed AsanBasiri M, and Sandeep K	NishthaWadhwa, PydiBahubalindruni, and Sujay	
		Shukla	Deb	
		1A.2[50]:High Level Synthesis and Implementation	1B.2[25]:Optimal Transistor Sizing of Full-Adder Block	
		of Cryptographic Algorithm in AHIR	to Reduce Standby Leakage Power	
		platform.	Prateek Gupta, Shubham Kumar, and Zia Abbas	
		Abhimanniu Raveendran, SanjayDhok, and		
		RajendraPatrikar	Exploiting Beta-Multiplier	
		1A.3[81]:A Hardware Accelerator for Convolutional	Nagulapalli R, and Naresh Reddy	
		Neural Network using Fast Fourier		
		Transform	Reference Circuit in Subthreshold Region	
		Kala S, Babita Jose, Debdeep Paul, Jimson	KokkulaVineysarathi, Akash Joshi, and	
		Mathew 1A.4[217]:Reconfigurable VLSI-Architecture of	RaghavendraDeshmukh	
		1A.4[217]:Reconfigurable VLSI-Architecture of Multi-Radix Maximum-A-Posteriori		
		Decoder for New Generation of Wireless		
		Devices		
		Rahul Shrestha, and Ashutosh Sharma		

	12:45 pm – 1:45 pm	LUNCH			
	1:45 pm – 2:30 pm	Keynote Talk – III			
		Topic: Embracing RISC-V for Next Generation Computing			
		Speaker: Dr. Neel Gala, RISE Lab., IIT Madras			
		Venue: KS Auditorium			
	2:30 pm – 4:00 pm	Session – 2A Topic: Hardware Security Session Chair: Prof. Michiko Inoue, NAIST, Japan Venue: Mechanical Seminar Hall	Session – 2B Topic: Micro Bio-fluidics Session Chair: Mr. Preet Yadhav Venue: CSE Seminar Hall		
		2A.1[32]: A Novel Approach to detect Hardware Malware using Hamming Weight Model and One Class	2B.1[92]: Effective Method for Temperature Compensation in Dual Band Metal MEMS Resonator		
		Support Vector Machine	AmolMorankar ,RajendraPatrikar		
		P Saravanan, and B M Mehtre	2B.2[192]:Deadlock detection in Digital Microfluidics		
Day 2 AN (29.06.2018)		2A.2[52]: Detecting Hardware Trojans by Reducing Rarity	Biochip droplet routing		
		of Transitions in ICs	Jyotiranjan Swain, and SumantaPyne		
		TapobrataDhar, Surajit Kumar Roy, and	2B.3[214]: Fabrication of Molybdenum MEMs Structures		
		ChandanGiri	using Dry and Wet Etching		
		2A.3[113]: Enhanced Logical Locking for an Secured	Sandeep Singh Chauhan, Niharika J, and S.K.		
		Hardware IP against Key-guessing Attacks	Manhas		
		SreeRanjani	2B.4[178]: Continuous Flow Microfluidic Channel Design		
		2A.4[200]: SARP: Self Aware Runtime Protection against	for Blood Plasma Separation		
		Integrity Attacks of Hardware Trojans	JagritiSrivastava, andRajendraPatrikar		
		KrishnenduGuha, DebasriSaha, and			
		AmlanChakrabarti			
	4:00 pm – 4:30 pm	Tea/ Coffee Break			
	4:30 pm – 6:00 pm	Poster Presentation (Oral)			
		Session Chair: 1. Prof. Virendra Singh, IIT Bombay Session Chair: 2. Dr.V.Venkatasubramani, TCE.			
		Venue: KS Auditorium			
	6.15 pm – 6.45 pm	Banquet Talk			
		Topic: Let's Innovate India			
		Speaker: Mr. Preet Yadhav, NXP Semiconductors, Noida, India			
	6:45 pm – 7:45 pm	Venue: KS Auditorium			
	0.45 piii - 7:45 piii	Cultural Program Venue: KS Auditorium			
	7:45 pm Onwards	Banquet Dinner			
	1	Danquet Dinner			

	9:00 am – 9:45 am		Keynote – IV	
	7.00 am 7.73 am	Topic: SoC Design Trends, Challenges and First Pass Success		
		Speaker: Dr.Nagi Naganathan, Broadcom, USA		
		Venue: CSE Seminar Hall		
	9:45 am – 10:30 am	Keynote – V		
		Topic: Low power Design		
		Speaker: Prof. Rajveer Singh Shekhavat, Manipal University, Jaipur		
		Venue: CSE Seminar Hall		
	10:30 am – 11:00 am			
		Poster Display		
11:00 am – 12:30 pm Session – 3A		Session – 3A	Session – 3B	
Day 3 FN		Topic: VLSI Testing	Topic: Analog Circuits and Devices	
(30.06.2018)		Session Chair: Prof. Vishwani D. Agrawal	Session Chair: Mr. Nishit Gupta	
		Venue: CSE Seminar Hall	Venue: Mechanical Seminar Hall	
		3A.1[15]: A Novel Countermeasure against	3B.1[44]: Temperature Insensitive Low-Power Ring	
		Differential Scan Attack in AES	Oscillator using only n-type Transistors	
		Algorithm	NishthaRai, NishthaWadhwa, BhawnaTiwari, Pydi	
		JayeshPopat, and Usha Mehta	Ganga Mamba Bahubalindruni, and	
		3A.2[228]:Optimization of Test Wrapper length	VaibhavAgarwal	
		for TSV based 3D SOCs using a	3B.2[71]: Low-Power Switched Operational Amplifier using	
		heuristic approach	a-InGaZnO TFTs	
		TanusreeKaibartta, and Debesh Das	SuprateekShukla, Pydi Ganga Bahubalindrun,	
		3A.3[222]:A Methodology to Design Online	BhawnaTiwari, and Pedro Baquinha	
		Testable Reversible Circuits	3B.3[151]: Threshold Voltage Investigation of Recessed Dual-	
		MrinalGoswami, Govind Raj,	Gate MISHEMT:Simulation Study	
		AronNarzary, and BibhashSen	Preeti Singh, VandanaKumari, ManojSaxena, and	
		3A.4[185]:Robust SRAM Cell Development for	Mridula Gupta	
		Single-Event Multiple Effects	3B.4[166]: LEADER: Leakage Currents Estimation Technique	
		Naga RaghuramChinnapurapu,	for Aging Degradation Aware 16nm CMOS Circuits	
		Manohar Reddy Daivamdinne,	Zia Abbas, Andleeb Zahra, and Mauro Olivieri	
		Kishore Kumar Puli,		
		andGauravKaushal		
	12:30 pm – 1:15 pm	LUNCH		

Day 3 AN	1:15 pm -2:45 pm	Session – 4A Topic: Network-on-Chip Session Chair: 1. Dr.Nagi Naganathan Venue: CSE Seminar Hall	Session – 4B Topic: Memory Session Chair: 1. Prof. Rajveer Singh Shekhavat Venue: Mechanical Seminar Hall
(30.06.2018)		4A.1[42]:Heuristic Driven Genetic Algorithm for Priority Assignment of Real-Time Communications in NoC Ajay Khare, ChinmayPatil, ManikantaNallamalli , and SantanuChattopadhyaya 4A.2[55]:A Novel Fault-Tolerant Routing Algorithm for Mesh-of-Tree based Network-on-Chips Monil Shah, MohitUpadhyay, Veda Bhanu P, Soumya J, and Linga Reddy Cenkeramaddi 4A.3 [97]:Performance Enhancement of NoCs using single cycle deflection routers and adaptive priority schemes Midhula K S, SarathBabu, John Jose, Sangeetha Jose 4A.4[225] 3D LBDR: Logic Based Distributed Routing for 3D NoC Ashsih Sharma, Manish Tailor, Lava Bhargava, and Manoj Gaur	Cache Memory Yogendra Gupta, KeerthiSagarKokkiligadda, and Lava Bhargava 4B.2[21]:A novel design approach to implement multi-port register files using pulsed latches Manivannan T S, and MeenaSrinivasan 4B.3[73]:Low Leakage Noise Tolerant 10T SRAM Cell Vinay Gupta, PratikshaShukla, and ManishaPattanaik 4B.4[98]:A Write-Improved Half-Select-Free Low-Power 11T Subthreshold SRAM with Double Adjacent Error Correction for FPGA-LUT Design Vishal Sharma, PranshuBisht, AbhishekDalal, Shailesh Singh Chouhan, H. S. Jattana, SantoshVishvakarma
	1:15 pm – 2:45 pm	PhD Forum Session Chair 1: Dr.V.Vinoth Thyagarajan TCE, Madurai Session Chair 2: Dr.Gracia Nirmala Rani TCE, Madurai Venue: ECE Seminar Hall	Design Contest Session Chair 1: Dr.S.Md. Mansoorroomi TCE, Madurai Session Chair 2: Dr.K.Hariharan TCE, Madurai Venue: Agilent Communication Lab

	2:45 pm – 4:00 pm	Session – 5A	Session – 5B
		Topic: Quantum Computing and NoC Session Chair: Prof.Prathima Agrawal	Topic: Sensors and Interfaces Session Chair: Prof. Virendra Singh
Day 3 AN (30.06.2018)		Venue: CSE Seminar Hall	Venue: Mechanical Seminar Hall
		5A.1[89]: A Heuristic Qubit Placement Strategy for Nearest Neighbor Realization in 2D Architecture AnirbanBhattacharjee, ChandanBandyopadhyay, LaxmidharBiswal, HafizurRahaman 5A.2[191]:Quantum domain design of Clifford+T-based bidirectional Barrel Shifter LaxmidharBiswal, AnirbanBhattacha rjee, and HafizurRahaman 5A.3[56]:Source Hotspot Management in a Mesh Network on Chip Shashank S Rao, SujayShaunak, SatyaSai Krishna Mohan G,	 5B.1[37]: Fabrication and LBM-modeling of directional fluitransport on low-cost electrosomotic flow device <i>Pravinraj T, RajendraPatrikar</i> 5B.2[149]:Fully Digital, Low Energy Capacitive Senso Interface with an Auto-Calibration Unit Chintanika, Chothani, and Biswajit Mishra 5B.3[197]:An Angular Steiner Tree Based Global Routin Algorithm For GrapheneNanoribbon Circuit <i>ArindamSinha Roy, Subrata Das, Pranab Roy, an HafizurRahaman</i>
		Ajay S, Krutthika H K, Ananda Y R, and John Jose	
		5A.4 [7]:An Energy-Efficient Core Mapping Algorithm on Network on Chip (NoC) B Naresh Reddy	
	4.00 pm – 4.30 pm	5	ea/Coffee Break
	4:30 pm – 5:00 pm	Valedictory Function	